

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	99	(static adj timing adj analysis) and (timing adj model)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 16:45
S39	13	S38 and (timing with element with (set or collection))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 14:40
S38	111	S30 and (delay with element) and (timing with element) and circuit	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:39
S37	2	S36 and circuit	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:38
S36	2	S35 and (timing with element)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:37
S35	2	S33 and (delay with element)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:37
S34	2	S33 and (delay or delays)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:36
S33	2	S30 and S32	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:35
S32	40	(AMATANGELO-MATTHEW-J KHWAJA-ZAKARIA LEVY-HOWARD LEVY-HOWARD-L LEVY-HOWARD-LAWRENCE LEVY-HOWARD-M LEVY-HOWARD-S PAREDES-JOSE PAREDES-JOSE-A PAREDES-JOSE-ANGEL PATEL-BINTA-M PATEL-BINTA-MINESH).in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:35
S30	566	(static adj timing adj analy\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:35

S31	1	S30 and ((timing adj (element or set or model or characteristic)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing adj (block or circuit\$3)))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 13:08
S28	41	S21 and (timing adj (element or set or model or characteristic)) and (replac\$4 or substitut\$4 or swap\$4 or switch\$4) and (timing adj (block or circuit\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 12:36
S25	74	(timing adj (element or set or model or characteristic)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing adj (block or circuit\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:49
S27	1	S21 and S25	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:48
S26	0	(timing adj (element or set or model or characteristic)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing adj (block or circuit\$3)) and (timing adj view)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:48
S24	9454	(timing with (element or set or model or characteristic)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing with (block or circuit\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:35
S23	680	(timing with (element or set or model or characteristic)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing with (block or circuit\$3))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:35
S22	2	S20 and S21	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:32
S20	16	(timing with (element and set)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing with block)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:32
S21	566	(static adj timing adj analy\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 10:31
S19	600	(timing with (element or set)) same (replac\$4 or substitut\$4 or swap\$4 or switch\$4) same (timing with block)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 09:43
S18	5839	(timing adj set)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 09:41

S17	0	S16 and (timing adj set)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 09:41
S16	34	S15 and (timing or time)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 09:40
S15	40	(AMATANGELO-MATTHEW-J KHWAJA-ZAKARIA LEVY-HOWARD LEVY-HOWARD-L LEVY-HOWARD-LAWRENCE LEVY-HOWARD-M LEVY-HOWARD-S PAREDES-JOSE PAREDES-JOSE-A PAREDES-JOSE-ANGEL PATEL-BINTA-M PATEL-BINTA-MINESH).in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 09:40
S2	30	S1 and (timing or time)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2005/03/28 09:40
S14	23	S13 and ((element or circuit or block or component) with set)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/15 09:42
S13	57	(worst same case same timing same path) and (best same case same timing same path)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/15 09:42
S12	22	S9 and ((element or circuit or block) with set)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/15 09:42
S11	32	S9 and element	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:31
S10	35	S9 and circuit same (simulat\$5 or emulat\$5 or model\$5)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:30
S9	57	(worst same case same timing same path) and (best same case same timing same path)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:30
S8	5	("6021261" "5651012" "5790830" "6083273" "6158022").pn.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:28

S7	1	S6 and (static with timing)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:18
S6	39	timing adj determin\$5 adj block	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:15
S5	82501	((timing or time) with (element or circuit or block) with determin\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:14
S4	2	S2 and ((timing or time) with (element or circuit or block) with determin\$4)	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:14
S3	21	S2 and ((timing or time) with (element or circuit or block))	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 21:03
S1	34	(AMATANGELO-MATTHEW-J KHWAJA-ZAKARIA LEVY-HOWARD LEVY-HOWARD-L LEVY-HOWARD-LAWRENCE LEVY-HOWARD-M LEVY-HOWARD-S PAREDES-JOSE PAREDES-JOSE-A PAREDES-JOSE-ANGEL PATEL-BINTA-M PATEL-BINTA-MINESH).in.	US-PGPUB; USPAT; EPO; JPO; IBM_TDB	OR	ON	2004/11/12 20:51

Search Results**BROWSE****SEARCH****IEEE XPLORE GUIDE**Results for "((static timing analysis<in>metadata) <and> (timing models<in>metadata)) <and> (pyr >= 1951 <and> pyr <= 2001)" [e-mail](#)

Your search matched 2 of 1137806 documents.


A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[» View Session History](#)[» New Search](#)**» Key**

IEEE JNL	IEEE Journal or Magazine
IEEE JNL	IEEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEEE CNF	IEEE Conference Proceeding
IEEE STD	IEEE Standard

Modify Search ☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**Select Article Information**

- ☐ 1. **A symbolic simulation-based methodology for generating black-box timing models of custom macro**
McDonald, C.B.; Bryant, R.E.;
Computer Aided Design, 2001. ICCAD 2001. IEEE/ACM International Conference on
4-8 Nov. 2001 Page(s):501 - 506
[AbstractPlus](#) | Full Text: [PDF\(567 KB\)](#) IEEE CNF
- ☐ 2. **Timing analysis and optimization of a high-performance CMOS processor chipset**
Fassnacht, U.; Schietke, J.;
Design, Automation and Test in Europe, 1998., Proceedings
23-26 Feb. 1998 Page(s):325 - 331
[AbstractPlus](#) | Full Text: [PDF\(28 KB\)](#) IEEE CNF



COMPUTER

February 2005 (Vol. 38, No. 2)

pp. 53-61 • Transistor-Level Optimization of Digital Designs with Flex Cells



TABLE OF CONTENTS



HTML



PDF



IEEE XPLORE



BUY ARTICLE

Rob Roy, Debashis Bhattacharya, Vamsi Boppana,
Zenasis Technologies

Over the years, it has become commonplace to perform various forms of manual intervention on designs generated using automated flows. The quest to overcome the limitations of standard-cell-based design methods leads naturally to the creation of new design- and context-specific cells—designated flex cells—during the process of optimizing a given digital design. Flex cell-based design optimization automates the creation of tactical cells.

The flex-cell approach, either alone or in combination with standard cells, provides an optimally tuned set of building blocks for the target IC design, which measures optimality against accepted and quantifiably definable metrics such as clock speed, die size, and power consumption. By allowing manipulation of the transistor-level structures, flex cells open up a new dimension in the optimization of automatically created designs.

The full text of Computer is available to members of the IEEE Computer Society who have an [online subscription](#) and an [web account](#) and/or persons affiliated with a subscribing organization as a student, faculty member or employee.

This site and all contents (unless otherwise noted) are Copyright © 2005,

IEEE, Inc. All rights reserved

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)Search: ☐ The ACM Digital Library ☒ The Guide**SEARCH**

Nothing Found

Your search for **+"static timing analysis" +"replace circuit"** did not return any results.

You may want to try an [Advanced Search](#) for additional options.

Please review the [Quick Tips](#) below or for more information see the [Search Tips](#).

Quick Tips

- Enter your search terms in lower case with a space between the terms.

sales offices

You can also enter a full question or concept in plain language.

Where are the sales offices?

- Capitalize proper nouns to search for specific people, places, or products.

John Colter, Netscape Navigator

- Enclose a phrase in double quotes to search for that exact phrase.

"museum of natural history" "museum of modern art"

- Narrow your searches by using a **+** if a search term must appear on a page.

museum +art

- Exclude pages by using a **-** if a search term must not appear on a page.

museum -Paris

Combine these techniques to create a specific search query. The better your description of the information you want, the more relevant your results will be.

museum +"natural history" dinosaur -Chicago

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



US Patent & Trademark Office

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☒ The Guide

SEARCH

THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)
Terms used **static timing analysis** **timing models**Found **85** of **151,219**

Sort results by

[Save results to a Binder](#)Try an [Advanced Search](#)

Display results

[Search Tips](#)Try this search in [The ACM Guide](#)
☒ Open results in a new window

Results 1 - 20 of 85

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Session 8D: Timing and noise analysis: A symbolic simulation-based methodology for generating black-box timing models of custom macrocells](#)

Clayton B. McDonald, Randal E. Bryant

 November 2001 **Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(110.81 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We present a methodology for generating black-box timing models for full-custom transistor-level CMOS circuits. Our approach utilizes transistor-level ternary symbolic timing simulation to explore the input arrival time space and determine the input arrival time windows that result in proper operation. This approach integrates symbolic timing simulation into existing static timing analysis flows and allows automated modelling of the timing behavior of aggressive full-custom circuit design styles ...

2 [Static timing analysis for self resetting circuits](#)

Vinod Narayanan, Barbara A. Chappell, Bruce M. Fleischer

 January 1997 **Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(413.77 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

Static timing analysis techniques are widely used to verify the timing behavior of large digital designs implemented predominantly in conventional static CMOS. These techniques, however, are not sufficient to completely verify the dynamic circuit families now finding favor in high-performance designs. In this paper, we describe an approach that extends static timing analysis to a high-performance dynamic CMOS logic family called self-resetting CMOS. Due to the circuit structure employed in SRCMO ...

3 [Timing abstraction: Automated timing model generation](#)

Ajay J. Daga, Loa Mize, Subramanyam Sripada, Chris Wolff, Qiuyang Wu

 June 2002 **Proceedings of the 39th conference on Design automation**

Full text available: pdf(260.13 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

The automated generation of timing models from gate-level netlists facilitates IP reuse and dramatically improves chip-level STA runtime in a hierarchical design flow. In this paper we discuss two different approaches to model generation, the design flows they lend themselves to and results from the application of these model generation solutions to large

customer designs.

Keywords: EDA, model generation, static timing analysis

4 Timing abstraction: Timing model extraction of hierarchical blocks by graph reduction

Cho W. Moon, Harish Kriplani, Krishna P. Belkhale

June 2002 **Proceedings of the 39th conference on Design automation**

Full text available:  pdf(199.64 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Timing model extractor builds a timing model of a digital circuit for use with a static timing analyzer. This paper proposes a novel method of generating a gray box timing model from gate-level netlist by reducing a timing graph. Previous methods of generating timing models sacrificed accuracy and/or did not scale well with design size. The proposed method is simple, yet it provides model accuracy including arbitrary levels of latch time borrowing and capability to support timing constraints tha ...

5 Timing analysis and optimization of a high-performance CMOS processor chipset

U. Fasnacht, J. Schietke

February 1998 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  pdf(56.10 KB)  Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)
[Publisher Site](#)

We describe the timing analysis and optimization methodology used for the chipset inside the IBM S/390 Parallel Enterprise Server - Generation 3. After an introduction to the concepts of static timing analysis, we describe the timing-modeling for the gates and interconnects, explain the optimization schemes and present obtained results.

Keywords: Timing, timing optimization, static timing analysis

6 Design for manufacturing: Toward a systematic-variation aware timing methodology

Puneet Gupta, Fook-Luen Heng

June 2004 **Proceedings of the 41st annual conference on Design automation**

Full text available:  pdf(229.54 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Variability of circuit performance is becoming a very important issue for ultra-deep sub-micron technology. Gate length variation has the most direct impact on circuit performance. Since many factors contribute to the variability of gate length, recent studies have modeled the variability using Gaussian distributions. In reality, the through-pitch and through-focus variations of gate length are systematic. In this paper, we propose a timing methodology which takes these systematic variations int ...

Keywords: ACLV, OPC, layout, lithography, manufacturability

7 Highlights of ISSCC: high-speed heterogenous design techniques: A reconfigurable signal processing IC with embedded FPGA and multi-port flash memory

M. Borgatti, L. Cali, G. De Sandre, B. Forêt, D. Iezzi, F. Lertora, G. Muzzi, M. Pasotti, M. Poles, P. L. Rolandi

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(402.77 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

A 1GOPS dynamically reconfigurable processing unit with embedded Flash memory and SRAM-based FPGA targets image-voice processing and recognition applications. Code, data

and FPGA bitstreams are stored in the embedded Flash memory and are independently accessible through 3 content-specific, 64-bit I/O ports with a peak read rate of 1.2GB/s. The system is implemented in a 0.18um, 2PL-6ML CMOS Flash technology, chip area is 70mm².

Keywords: application-specific integrated circuits (ASICs), digital signal processors, field-programmable gate arrays (FPGAs), integrated circuit design, multimedia computing, reconfigurable architectures

8 Test point insertion: scan paths through combinational logic

Chih-chang Lin, Malgorzata Marek-Sadowska, Kwang-Ting Cheng, Mike Tien-Chien Lee
June 1996 **Proceedings of the 33rd annual conference on Design automation**

Full text available:  pdf(323.60 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

9 ASIC design in nanometer era - dead or alive?: Designing mega-ASICs in nanogate technologies

David E. Lackey, Paul S. Zuchowski, Juergen Koehl
June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(264.47 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper discusses challenges the designer faces in integrating entire system product designs, containing tens or even hundreds of millions of logic gates, into single chip solutions now within reach using circuit densities possible in the latest silicon technologies. Managing designs of this size presents a new dimension of issues, and managing the physical and electrical effects of these high density device geometries presents another; solutions in both these areas are presented. Lastly, thi ...

Keywords: design productivity, methodology, power management, signal integrity, system-on-chip, time to market

10 Highlights of ISSCC and the design of state-of-the-art microprocessors: A 1.5GHz third generation itanium® 2 processor

Jason Stinson, Stefan Rusu

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(403.60 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This 130nm Itanium® 2 processor implements the Explicitly Parallel Instruction Computing (EPIC) architecture and features an on-die 6MB, 24-way set associative L3 cache. The 374mm² die contains 410M transistors and is implemented in a dual-Vt process with 6 layers copper interconnect and FSG dielectric. The processor runs at 1.5GHz at 1.3V and dissipates a maximum of 130W. This paper reviews circuit design and package details, power delivery, RAS, DFT and DFM features, as well as an overvie ...

Keywords: design methodology, on-die cache, processor, reliability, test

11 Timing abstraction: Efficient stimulus independent timing abstraction model based on a new concept of circuit block transparency

Martin Foltin, Brian Foutz, Sean Tyler

June 2002 **Proceedings of the 39th conference on Design automation**

Full text available:  pdf(68.50 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

We have developed a new timing abstraction model for digital circuit blocks that is stimulus

independent, port based, supports designs with level triggered latches, and can be input into commercial STA (Static Timing Analysis) tools. The model is based on an extension of the concept of latch transparency to circuit block transparency introduced in this paper. It was implemented, tested and is being used in conjunction with transistor level STA for microprocessor designs with tens of millions of ...

Keywords: VLSI design, circuit optimization, timing analysis, timing model

12 Advanced test solutions: On path-based learning and its applications in delay test and diagnosis

Li-C. Wang, T. M. Mak, Kwang-Ting Cheng, Magdy S. Abadir

June 2004 **Proceedings of the 41st annual conference on Design automation**

Full text available:  pdf(447.54 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)


This paper describes the implementation of a novel path-based learning methodology that can be applied for two purposes: (1) In a pre-silicon simulation environment, path-based learning can be used to produce a fast and approximate simulator for statistical timing simulation. (2) In post-silicon phase, path-based learning can be used as a vehicle to derive critical paths based on the pass/fail behavior observed from the test chips. Our path-based learning methodology consists of four major compo ...

Keywords: delay test, machine learning, statistical timing simulation

13 Novel design methodologies and signal integrity: Static noise analysis with noise windows

Ken Tseng, Vinod Kariat

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(122.54 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)


As processing technology scales down to the nanometer regime, capacitive crosstalk is having an increasingly adverse effect on circuit functionality, leading to increasing number of chip failures. In this paper, we propose mapping the static crosstalk functional noise problem into the well understood static timing problem. The key differences between static noise and static timing analyses, namely the injection of noise, accurate noise window propagation and register sensitive window computation ...

Keywords: crosstalk, noise, signal integrity

14 Design for manufacturability and global routing: A cost-driven lithographic correction methodology based on off-the-shelf sizing tools

P. Gupta, A. B. Kahng, D. Sylvester, J. Yang

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(149.73 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

As minimum feature sizes continue to shrink, patterned features have become significantly smaller than the wavelength of light used in optical lithography. As a result, the requirement for dimensional variation control, especially in critical dimension (CD) 3σ , has become more stringent. To meet these requirements, resolution enhancement techniques (RET) such as optical proximity correction (OPC) and phase shift mask (PSM) technology are applied. These approaches result in a substantial inc ...

Keywords: OPC, RET, VLSI manufacturability, lithography, yield

15 Issues in crosstalk: Efficient switching window computation for cross-talk noise

Bhavana Thudi, David Blaauw

December 2002 **Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems**


Full text available:  pdf(182.45 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In this paper, we present an efficient method for computing switching windows in the presence of delay noise. In static timing analysis, delay noise has traditionally been modeled using a simple switch-factor based noise model and the computation of switching windows is performed using an iterative algorithm where timing window propagation and switch factor updates are computed repeatedly until convergence. It was shown that the worst-case number of iterations required for convergence is $O(n < \dots)$

16 New directions in timing analysis: From blind certainty to informed uncertainty

Kurt Keutzer, Michael Orshansky

December 2002 **Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems**

Full text available:  pdf(243.42 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

The accuracy, computational efficiency, and reliability of static timing analysis have made it the workhorse for verifying the timing of synchronous digital integrated circuits for more than a decade. In this paper we charge that the traditional deterministic approach to analyzing the timing of circuits is significantly undermining its accuracy and may even challenge its reliability. We argue that computation of the static timing of a circuit requires a dramatic rethinking in order to continue s ...

17 Delay and noise modeling in the nanometer regime: Non-iterative switching window computation for delay-noise

Bhavana Thudi, David Blaauw

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(138.38 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper, we present an efficient method for computing switching windows in the presence of delay noise. In static timing analysis, delay noise has traditionally been modeled using a simple switch-factor based noise model and the computation of switching windows is performed using an iterative algorithm, resulting in an overall run time of $O(n^2)$, where n is the number of gates in the circuit. It has also been shown that the iterations converge to different solutions, depending on the initial ...

Keywords: cross-talk noise, superposition, switching window

18 Delay estimation VLSI circuits from a high-level view

Mahadevamurthy Nemani, Farid N. Najm

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available:  pdf(180.14 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)
 [Publisher Site](#)

Estimation of the delay of a Boolean function from its functional description is an important step towards design exploration at the register transfer level (RTL). This paper addresses

the problem of estimating the delay of certain optimal multi-level implementations of combinational circuits, given only their functional description. The proposed delay model uses a new complexity measure called the delay measure to estimate the delay. It has an advantage th ...

19 Functional timing analysis for IP characterization

Hakan Yalcin, Mohammad Mortazavi, Robert Palermo, Cyrus Bamji, Kareem Sakallah

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available:  pdf(647.16 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

Keywords: IP characterization, false path, functional (mode) dependency, timing analysis

20 The usage of stochastic processes in embedded system specifications

Axel Jantsch, Ingo Sander, Wenbiao Wu

April 2001 **Proceedings of the ninth international symposium on Hardware/software codesign**

Full text available:  pdf(571.75 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

We review the use of nondeterminism and identify two different purposes. The *descriptive purpose* handles uncertainties in the behaviour of existing entities. The *constraining purpose* is used in specifications to constrain implementations. For the specification of embedded systems we suggest a *stochastic processor* instead of nondeterminism. It serves mostly the descriptive purpose but can also be used to constrain the system. We carefully distinguish different interpretati ...

Results 1 - 20 of 85

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☒ The Guide


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **static timing analysis** **timing models**

 Found **85** of **151,219**

Sort results by


[Save results to a Binder](#)

 Try an [Advanced Search](#)

Display results


[Search Tips](#)

 Try this search in [The ACM Guide](#)
☐ Open results in a new window

Results 21 - 40 of 85

 Result page: [previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)

 Relevance scale ☐ ☐ ☐ ☐ ☐

21 [Crosstalk Noise: On convergence of switching windows computation in presence of crosstalk noise](#)

Pinhong Chen, Yuji Kukimoto, Chin-Chi Teng, Kurt Keutzer

 April 2002 **Proceedings of the 2002 international symposium on Physical design**

Full text available: pdf(114.76 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Detecting overlapping of switching windows between coupling nets is a major static technique to accurately locate crosstalk noise. However, due to the mutual dependency between switching windows, the computation requires iterations to converge. In this paper, we discuss the issues and provide answers to the important questions involved in convergence and numerical properties, including the effect of coupling models, multiple convergence points, convergence rate, computational complexity, non-mon ...

22 [Functional correlation analysis in crosstalk induced critical paths identification](#)

Tong Xiao, Malgorzata Marek-Sadowska

 June 2001 **Proceedings of the 38th conference on Design automation**

Full text available: pdf(60.06 KB)

 Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In deep submicron digital circuits capacitive couplings make delay of a switching signal highly dependent on its neighbors switching times and switching directions. A long path may have a large number of coupling neighbors with difficult to determine interdependencies. Ignoring the mutual relationship among the signals may result in a very pessimistic estimation of circuit delay. In this paper, we apply efficient functional correlation analysis techniques to identify critical paths caused ...

23 [False path exclusion in delay analysis of RTL-based datapath-controller designs](#)

C. Papachristou, M. Nourani

 September 1996 **Proceedings of the conference on European design automation**

Full text available: pdf(334.54 KB)

 Additional Information: [full citation](#), [references](#), [index terms](#)

24 [Timing analysis with crosstalk as fixpoints on complete lattice](#)

Hai Zhou, Narendra Shenoy, William Nicholls

 June 2001 **Proceedings of the 38th conference on Design automation**


Full text available:  [pdf\(230.52 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Increasing delay variation due to crosstalk has a dramatic impact on deep sub-micron technologies. It is now necessary to include crosstalk in timing analysis. But timing analysis with crosstalk is a chicken-and-egg problem since crosstalk effect in turn depends on timing behavior of a circuit. In this paper, we establish a theoretical foundation for timing analysis with crosstalk. We show that solutions to the problem are fixpoints on a complete lattice. Based on that, we prove in general t ...

25 [A new gate delay model for simultaneous switching and its applications](#)

Liang-Chi Chen, Sandeep K. Gupta, Melvin A. Breuer

June 2001 **Proceedings of the 38th conference on Design automation**

Full text available:  [pdf\(163.26 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

26 [Timing verification of sequential domino circuits](#)

David Van Campenhout, Trevor Mudge, Kareem A. Sakallah

January 1997 **Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design**

Full text available:  [pdf\(88.95 KB\)](#)  Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)
[Publisher Site](#)

Two methods are presented for static timing verification of sequential circuits implemented as a mix of static and domino logic. Constraints for proper operation of domino gates are derived. An important observation is that input signals to domino gates may start changing near the end of the evaluate phase. The first method models domino gates explicitly, similar to latches. The second method treats domino gates only during pre- and post-processing steps. This method is shown to be more conserva ...

Keywords: domino gates, input signals, logic testing, sequential domino circuits, static timing verification

27 [Session 3A: Sequential synthesis: Placement driven retiming with a coupled edge timing model](#)

Ingmar Neumann, Wolfgang Kunz

November 2001 **Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design**

Full text available:  [pdf\(136.00 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Retiming is a widely investigated technique for performance optimization. It performs powerful modifications on a circuit netlist. However, often it is not clear, whether the predicted performance improvement will still be valid after placement has been performed. This paper presents a new retiming algorithm using a highly accurate timing model taking into account the effect of retiming on capacitive loads of single wires as well as fanout systems. We propose the integration of retiming into a t ...

28 [Clock Scheduling and Clocktree Construction for High Performance ASICs](#)

Stephan Held, Bernhard Korte, Jens Maßberg, Matthias Ringe, Jens Vygen

November 2003 **Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design**

Full text available:  [pdf\(384.60 KB\)](#) Additional Information: [full citation](#), [abstract](#), [index terms](#)

In this paper we present a new method for clock scheduling and clocktree construction that improves the performance of high-end ASICs significantly. First, we compute a clock schedule that yields the optimum cycle time and the best possible clock distribution with respect to early and late mode; in particular the number of critical tests is minimized. Second, individual arrival time intervals are computed for all endpoints of the clocktree. Finally, we construct a clocktree that realizes arrival times w ...

29 (Special session) embedded tutorial: DFM in N-m-process generation: Toward stochastic design for digital circuits: statistical static timing analysis

Shuji Tsukiyama

January 2004 **Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair 2004**


Full text available:  pdf(197.96 KB) Additional Information: [full citation](#), [abstract](#), [references](#)

Due to the process variations and the variations of environmental factors such as supply voltage and temperature, the circuit parameters and hence the circuit performance such as delay fluctuate, and their variability and uncertainty are increasing in the deep sub-micron technology. Therefore, producing high performance digital circuits in high yield becomes difficult more and more. Various efforts have been done in order to analyze and reduce such fluctuations. Among them, statistical static ti ...

30 Managing power and performance for System-on-Chip designs using Voltage Islands

David E. Lackey, Paul S. Zuchowski, Thomas R. Bednar, Douglas W. Stout, Scott W. Gould, John M. Cohn

November 2002 **Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(96.51 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

This paper discusses Voltage Islands, a system architecture and chip implementation methodology, that can be used to dramatically reduce active and static power consumption for System-on-Chip (SoC) designs. As technology scales for increased circuit density and performance, the need to reduce power consumption increases in significance as designers strive to utilize the advancing silicon capabilities. The consumer product market further drives the need to minimize chip power consumption. Effectiv ...

31 Statistical timing analysis: First-order incremental block-based statistical timing analysis

C. Visweswariah, K. Ravindran, K. Kalafala, S. G. Walker, S. Narayan

June 2004 **Proceedings of the 41st annual conference on Design automation**

Full text available:  pdf(215.65 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Variability in digital integrated circuits makes timing verification an extremely challenging task. In this paper, a canonical first order delay model is proposed that takes into account both correlated and independent randomness. A novel linear-time block-based statistical timing algorithm is employed to propagate timing quantities like arrival times and required arrival times through the timing graph in this canonical form. At the end of the statistical timing, the sensitivities of all timing ...

Keywords: incremental, statistical timing, variability

32 Issues in timing analysis: Worst-case circuit delay taking into account power supply variations

Dionysios Kouroussis, Rubil Ahmadi, Farid N. Najm

June 2004 **Proceedings of the 41st annual conference on Design automation**

Full text available:  pdf(197.13 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Current Static Timing Analysis (STA) techniques allow one to verify the timing of a circuit at different process corners which only consider cases where all the supplies are low or high. This analysis may not give the true maximum delay of a circuit because it neglects the possible mismatch between drivers and loads. We propose a new approach for timing analysis in which we first identify the critical path(s) of a circuit using a power-supply-aware timing model. Given these critical paths, we th ...

Keywords: power grid, static timing analysis, voltage fluctuations

33 Timing verification on a 1.2M-device full-custom CMOS design

Jengwei Pan, Larry Biro, Joel Grodstein, Bill Grundmann, Yao-Tsung Yen

June 1991 **Proceedings of the 28th conference on ACM/IEEE design automation**

Full text available:  pdf(333.48 KB) Additional Information: [full citation](#), [references](#), [index terms](#)

34 Development of ASIC Chip-Set for High-End Network Processing Application-A Case Study

Sanjeev Patel

January 2002 **Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design**

Full text available:  pdf(169.08 KB)

Additional Information: [full citation](#), [abstract](#)

 [Publisher Site](#)

Choosing the right methodology is a significant step towards successful VLSI designs. Traditional methodologies and tools are no longer adequate to handle large and complex designs. This paper presents a novel design methodology for complex deep-submicron designs, using a case study of the development of a high-end network processing ASIC chip-set. The paper focuses on the synergetic use of the "dual design verification approach", along with static verification methods in achieving defect free s ...

35 Session 8A: static timing analysis: Transistor-level timing analysis using embedded simulation

Pawan Kulshreshtha, Robert Palermo, Mohammad Mortazavi, Cyrus Bamji, Hakan Yalcin

November 2000 **Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(86.18 KB) Additional Information: [full citation](#), [abstract](#), [references](#)

A high accuracy system for transistor-level static timing analysis is presented. Accurate static timing verification requires that individual gate and interconnect delays be accurately calculated. At the sub-micron level, calculating gate and interconnect delays using delay models can result in reduced accuracy. Instead, the proposed method calculates delays through numerical integration using an embedded circuit simulator. It takes into account short circuit current and carefully chooses the se ...

36 Provably correct high-level timing analysis without path sensitization

Subhrajit Bhattacharya, Sujit Dey, Franc Brglez

November 1994 **Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(820.65 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citings](#), [index terms](#)

This paper addresses the problem of true delay estimation during high level design. The existing delay estimation techniques either estimate the topological delay of the circuit

which may be pessimistic, or use gate-level timing analysis for calculating the true delay, which may be prohibitively expensive. We show that the paths in the implementation of a behavioral specification can be partitioned into two sets, SP and UP. While the paths in SP can affect the delay of the circuit ...

37 Timing analysis and verification: SLOCOP-II: a versatile timing verification system for MOSVLSI

P. Johannes, P. Das, L. Claesen, H. De Man

March 1990 **Proceedings of the conference on European design automation**

Full text available:  pdf(419.26 KB) Additional Information: [full citation](#), [abstract](#), [references](#)


The new SLOCOP-II timing verification system for the accurate performance analysis of MOSVLSI circuits is being presented. The algorithms in SLOCOP-II solve the serious problem of "false paths" that occur in all existing timing verifiers, by taking into account the logic functionality of the circuits at hand. To allow this for custom MOSVLSI designs, new event determination algorithms based on binary decision tree (BDT) have been developed and are presented in this paper. The algorithms to avoid ...

Keywords: Static timing verification

38 Timing Analysis in Presence of Power Supply and Ground Voltage Variations

Rubil Ahmadi, Farid N. Najm

November 2003 **Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design**

Full text available:  pdf(368.16 KB) Additional Information: [full citation](#), [abstract](#), [index terms](#)

Given the sensitivity of circuit delay to supply and ground voltage values, static timing analysis (STA) must take into account supply voltage variations. Existing STA techniques allow one to verify the timing at different process corners which effectively only considers cases where all the supplies are low or all are high. Cases of mismatch between the supplies of driver and load are not considered. In practice, supply voltages are neither totally independent nor totally dependent. In this work, we ...

39 IEEE 1394a_2000 Physical Layer ASIC

Ranjit Yashwante, Bhalchandra Jahagirdar

January 2002 **Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design**

Full text available:  pdf(169.35 KB)

Additional Information: [full citation](#), [abstract](#)

 [Publisher Site](#)

CN4011A is IEEE 1394a_2000 standard Compliant Physical Layer ASIC. It is a 0.18um mixed-signal ASIC incorporating three analog ports, PLL, reference generator for analog along with the digital control logic. Whole ASIC from specification to GDSII including analog was designed at Controlnet (I) Pvt. Ltd CN4011A has three 1394a_2000 fully compliant ports that support data transfers at 100/200/400 Mbps. It supports repeating of data over on all ports other than receiving port. It's Interoperable with ...

40 Compiler-directed data prefetching in multiprocessors with memory hierarchies

Edward H. Gornish, Elana D. Granston, Alexander V. Veidenbaum

June 1990 **ACM SIGARCH Computer Architecture News , Proceedings of the 4th international conference on Supercomputing**, Volume 18 Issue 3

Full text available:  pdf(1.53 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Memory hierarchies are used by multiprocessor systems to reduce large memory access

times. It is necessary to automatically manage such a hierarchy, to obtain effective memory utilization. In this paper, we discuss the various issues involved in obtaining an optimal memory management strategy for a memory hierarchy. We present an algorithm for finding the earliest point in a program that a block of data can be prefetched. This determination is based on the control and data dependencies in t ...

Results 21 - 40 of 85

Result page: [previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

 Search: ☒ The ACM Digital Library ☒ The Guide

RESEARCH DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

 Terms used **static timing analysis** **timing models**

 Found **85** of **151,219**

Sort results by


[Save results to a Binder](#)

 Try an [Advanced Search](#)

Display results


[Search Tips](#)

 Try this search in [The ACM Guide](#)
☐ Open results in a new window

Results 41 - 60 of 85

 Result page: [previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)

 Relevance scale ☐ ☐ ☐ ☐ ☐

41 [Circuit effects in static timing: Osculating Thevenin model for predicting delay and slew of capacitively characterized cells](#)

Bernard N. Sheehan

 June 2002 **Proceedings of the 39th conference on Design automation**

 Full text available: [pdf\(76.62 KB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

To extrapolate from one point to another using a line, one had better get the slope right. In this paper we apply a similar concept to the important problem in Static Timing Analysis (STA) of predicting cell timing for RC loads using capacitive characterization data. Instead of a line we have a Thevenin circuit, and instead of matching slopes we match load sensitivities. We present a table driven, highly accurate cell delay and slew prediction procedure that can improve STA when interconnect eff ...

Keywords: effective capacitance, static timing analysis

42 [A design flow for partially reconfigurable hardware](#)

Ian Robertson, James Irvine

 May 2004 **ACM Transactions on Embedded Computing Systems (TECS)**, Volume 3 Issue 2

 Full text available: [pdf\(698.30 KB\)](#)

 Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper presents a top-down designer-driven design flow for creating hardware that exploits partial run-time reconfiguration. Computer-aided design (CAD) tools are presented, which complement conventional FPGA design environments to enable the specification, simulation (both functional and timing), synthesis, automatic placement and routing, partial configuration generation and control of partially reconfigurable designs. Collectively these tools constitute the dynamic circuit switching CAD f ...

Keywords: FPGA, Viterbi decoder, configuration control, dynamically reconfigurable logic (DRL), power estimation, run-time reconfiguration (RTR)

43 [Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis](#)

Kanak Agarwal, Yu Cao, Takashi Sato, Dennis Sylvester, Chenming Hu

 January 2002 **Proceedings of the 2002 conference on Asia South Pacific design automation/VLSI Design**

 Full text available: [pdf\(267.28 KB\)](#)

 Additional Information: [full citation](#), [abstract](#)



In this paper, we explore the concept of using analytical models to efficiently generate delay change curves (DCCs) that can then be used to characterize the impact of noise on any victim/aggressor configuration. Such an approach captures important noise considerations such as the possibility of delay change even when the switching windows of neighboring gates do not overlap. The technique is model-independent, which we demonstrate by using several crosstalk noise models to obtain results. Furth ...

44 Issues in crosstalk: Clock schedule verification with crosstalk

Hai Zhou

December 2002 **Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems**

Full text available: pdf(157.54 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Delay variation due to crosstalk has made timing analysis a hard problem. In sequential circuits with transparent latches, crosstalk makes the clock schedule verification even harder. In this paper, we point out a false negative problem in current clock schedule verification techniques and propose a new approach based on switching windows. In this approach, coupling delay calculations are naturally combined with latch iterations. A novel algorithm is given for clock schedule verification in the ...

Keywords: clock schedule, coupling, delay, verification



45 Global harmony: coupled noise analysis for full-chip RC interconnect networks

K. L. Shepard, V. Narayanan, P. C. Elmendorf, Gutuan Zheng

November 1997 **Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(238.78 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)



Noise is becoming one of the most important metrics in the design of VLSI systems, certainly of comparable importance to area, timing, and power. In this paper, we describe Global Harmony, a methodology for the analysis of coupling noise in the global interconnect of large VLSI chips, being developed for the design of high-performance microprocessors. The architecture of Global Harmony involves a careful combination of static noise analysis, static timing analysis, and reduced-order modelling te ...

Keywords: noise, static timing analysis, interconnect



46 A spacing algorithm for performance enhancement and cross-talk reduction

Kamal Chaudhary, Akira Onozawa, Ernest S. Kuh

November 1993 **Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design**

Full text available: pdf(621.94 KB) Additional Information: [full citation](#), [references](#), [citations](#)



47 A crosstalk-aware timing-driven router for FPGAs

Steven J. E. Wilton

February 2001 **Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays**

Full text available: pdf(220.27 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)



As integrated circuits are migrated to more advanced technologies, it has become clear that crosstalk is an important physical phenomenon that must be taken into account. Crosstalk has primarily been a concern for ASICs, multi-chip modules, and custom chips, however, it will soon become a concern in FPGAs. In this paper, we describe the first published crosstalk-aware router that targets FPGAs. We show that, in a representative FPGA architecture implemented in a 0.18mm technology, the average ...

Keywords: crosstalk, field-programmable gate arrays, routing algorithms

48 Interface timing verification drives system design

Ajay J. Daga, Peter R. Suaris

June 1997 **Proceedings of the 34th annual conference on Design automation - Volume 00**

Full text available:  pdf(144.39 KB)

 [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

System design, i.e. the design of board-level circuits and systems-on-a-chip, focuses on the integration of off-the-shelf and application-specific VLSI components. A key aspect of system design is to ensure the satisfaction of component interface timing requirements. This is necessary for the correct exchange of information among components on a system. We present a methodology for the interface timing verification and subsequent timing-driven floorplanning of systems. We present results on the application ...

49 A new concept for accurate modeling of VLSI interconnections and its application for timing simulation

B. Wunder, G. Lehmann, K. Müller-Glaser

September 1996 **Proceedings of the conference on European design automation**

Full text available:  pdf(415.21 KB)

Additional Information: [full citation](#), [references](#), [index terms](#)

50 Coping with variability: the end of deterministic design: Death, taxes and failing chips

Chandu Visweswariah

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(145.71 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

In the way they cope with variability, present-day methodologies are onerous, pessimistic and risky, all at the same time! Dealing with variability is an increasingly important aspect of high-performance digital integrated circuit design, and indispensable for first-time-right hardware and cutting-edge performance. This invited paper discusses the methodology, analysis, synthesis and modeling aspects of this problem. These aspects of the problem are compared and contrasted in the ASIC and custom ...

Keywords: Statistical timing, design methodology, parametric yield prediction

51 Power and timing modeling for ASIC designs

W. Roethig, A. M. Zarkesh, M. Andrews

February 1998 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  pdf(44.70 KB) 

[Publisher Site](#)

Additional Information: [full citation](#), [references](#), [index terms](#)

52 Synthesis, Verification and Test: Timing verification of dynamically reconfigurable logic for the xilinx virtex FPGA series

Ian Robertson, James Irvine, Patrick Lysaght, David Robinson

February 2002 **Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays**

Full text available:  pdf(610.49 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#)

This paper reports on a method for extending existing VHDL design and verification software available for the Xilinx Virtex series of FPGAs. It allows the designer to apply standard hardware design and verification tools to the design of dynamically reconfigurable logic (DRL). The technique involves the conversion of a dynamic design into multiple static designs, suitable for input to standard synthesis and APR tools. For timing and functional verification after APR, the sections of the design c ...

Keywords: FPGA, dynamic reconfiguration, run-time reconfiguration, verification

53 Power reduction and power-delay trade-offs using logic transformations

Qi Wang, Sarma B. K. Vrudhula, Gary Yeap, Shantanu Ganguly

January 1999 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 4 Issue 1

Full text available:  pdf(254.50 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#), [review](#)


We present an efficient technique to reduce the switching activity in a technology-mapped CMOS combinational circuit based on local logic transformations. The transformations consist of adding redundant connections or gates so as to reduce switching activity. We describe simple and efficient procedures, based on logic implication, for identifying the sources and targets of the redundant connections. Additionally, we give procedures that permit the designer to trade-off power and delay after ...

Keywords: CMOS logic, logic optimization, logic synthesis, low power, power estimation

54 An adaptive timing-driven layout for high speed VLSI

Suphachai Sutanthavibul, Eugene Shragowitz

January 1991 **Proceedings of the 27th ACM/IEEE conference on Design automation**


Full text available:  pdf(863.01 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

An adaptive timing-driven layout system, called JUNE, has been developed. The constructive algorithm, which combines placement with the global routing, constructs a placement satisfying timing and routability constraints. The placement problem for each macro is solved hierarchically as a sequence of two optimization problems followed by an adaptive correction procedure. Experimental results for industrial sea-of-gates chips confirmed effectiveness of this approach.

55 Timing-oriented placement: Multilevel global placement with retiming

Jason Cong, Xin Yuan

June 2003 **Proceedings of the 40th conference on Design automation**

Full text available:  pdf(186.09 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Multiple clock cycles are needed to cross the global interconnects for multi-gigahertz designs in nanometer technologies. For synchronous designs, this requires retiming and pipelining on global interconnects. In this paper, we present a practical solution for simultaneous

retiming and multilevel global placement for performance optimization, based on the theory and algorithms of *sequential timing analysis* (Seq-TA). We extend the Seq-TA to handle gates/clusters with multiple outputs and i ...

Keywords: deep sub-micron, physical hierarchy, placement, retiming

56 Macro-driven circuit design methodology for high-performance datapaths

Mahadevamurthy Nemani, Vivek Tiwari

June 2000 **Proceedings of the 37th conference on Design automation**

Full text available:  pdf(90.13 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Datapath design is one of the most critical elements in the design of a high performance microprocessor. However datapath design is typically done manually, and is often custom style. This adversely impacts the overall productivity of the design team, as well as the quality of the design. In spite of this, very little automation has been available to the designers of high performance datapaths. In this paper we present a new "macro-driven" approach to the design of datapath circuits ...



57 Library Compatible Ceff for Gate-Level Timing

B. Sheehan

March 2002 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:  pdf(116.92 KB)

Additional Information: [full citation](#), [abstract](#)



[Publisher Site](#)

Accurate gate-level static timing analysis in the presence of RC loads has become an important problem for modern deep-submicron designs. Non-capacitive loads are usually analyzed using the concept of an effective capacitance, Ceff. Most published algorithms for Ceff, however, require special cell characterization or supplemental information that is not part of standard timing libraries. In this paper we present a novel Ceff algorithm that is strictly compatible with existing timing libraries. It is also ...



58 Is redundancy necessary to reduce delay

Kurt Keutzer, Sharad Malik, Alexander Saldanha

January 1991 **Proceedings of the 27th ACM/IEEE conference on Design automation**

Full text available:  pdf(1.20 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Logic optimization procedures principally attempt to optimize three criteria: performance, area and testability. The relationship between area optimization and testability has recently been explored. As to the relationship between performance and testability, experience has shown that performance optimizations can, and do in practice, introduce single stuck-at-fault redundancies into designs. Are these redundancies necessary to increase performance or are they only an unnecessary byproduct ...



59 Power supply, voltage, and frequency management: Dynamic voltage and frequency scaling based on workload decomposition

Kihwan Choi, Ramakrishna Soma, Massoud Pedram

August 2004 **Proceedings of the 2004 international symposium on Low power electronics and design**

Full text available:  pdf(416.31 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper presents a technique called "workload decomposition" in which the CPU workload is decomposed in two parts: on-chip and off-chip. The on-chip workload signifies the CPU clock cycles that are required to execute instructions in the CPU whereas the off-chip workload captures the number of external memory access clock cycles that are required to



perform external memory transactions. When combined with a dynamic voltage and frequency scaling (DVFS) technique to minimize the energy consumpt ...

Keywords: dynamic voltage and frequency scaling, workload decomposition

60 Low Power Design: Enhanced clustered voltage scaling for low power

Monica Donno, Luca Macchiarulo, Alberto Macii, Enrico Macii, Massimo Poncino

April 2002 **Proceedings of the 12th ACM Great Lakes symposium on VLSI**

Full text available:  pdf(167.09 KB) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

This paper presents a voltage scaling approach that is based on an enhanced variant of *clustered* voltage scaling originally proposed by Usami and Horowitz ([1]) The results show that substituting the original depth first strategy with a breadth first one results in improved speed and quality of results. Data are validated through power and timing analysis performed with a commercial tool.

Results 41 - 60 of 85

Result page: [previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)



CrossRef Search
publisher pilot for full-text scholarly research

[MORE INFO](#)

Fill in the CrossRef Search Pilot [Web Survey!](#)

Feedback: crs@crossref.org

"static timing analysis" replac* cir

Search

powered by
Google

Searched the web for "static timing analysis" replac* circuit. Results 1 - 1 of 1. Search took 0.40 seconds.

[PDF] [Complexity of minimum-delay gate resizing - VLSI Design, 2001. ...](#)

File Format: PDF/Adobe Acrobat

... capacity. The goal, as before, is to minimize the delay through the circuit. ...

phase Figure 1: Variable circuit-assembly for variable zi ...

ieeexplore.ieee.org/iel5/7234/19518/00902695.pdf?arnumber=902695

"static timing analysis" replac* cir

Search

[Search within results](#)

[Try your query on the entire web](#)

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alk](#)

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(static timing analysis <in> (allfields, fulltext)) <and> (replace circuit <in> (allfields, fulltext))"

Your search matched 0 of 1137806 documents.

[e-mail](#)A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search ☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**No results were found.**

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

Indexed by
 Inspec

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alk](#)

Welcome United States Patent and Trademark Office

Advanced Search

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)**OPTION 1**

Enter keywords or phrases, select fields, and select operators

static timing analysis	In	Full Text & All Field	
AND	timing model	In	Full Text & All Field
AND	delay	In	All Fields

**OPTION 2**

Enter keywords, phrases, or a Boolean expression

[» Learn more about Field Codes, Search Examples, and Search Operators](#)**» Publications****Select publications**

- ☒ IEEE Periodicals
- ☒ IEE Periodicals
- ☒ IEEE Conference Proceedings
- ☒ IEE Conference Proceedings
- ☒ IEEE Standards

» Select date range☒ Search latest content update (21 Mar 200☒ From year to **» Display Format**☒ Citation ☐ Citation & Abstract**» Organize results**

Maximum results per page

Display results per page

Sort by In order

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "static timing analysis<and>signal delay"

Your search matched 65 of 1137806 documents.

e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» [View Session History](#)» [New Search](#)

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding











IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results set
Display Format: ☒ Citation ☐ Citation & Abstract

Select	Article Information	View
<input type="checkbox"/>	1. High-speed, low-power, bipolar standard cell design methodology for Gbit/s signal processing Koike, K.; Kawai, K.; Onozawa, A.; Takei, Y.; Kobayashi, Y.; Ichino, H.; Solid-State Circuits, IEEE Journal of Volume 33, Issue 10, Oct. 1998 Page(s):1536 - 1544 AbstractPlus References Full Text: PDF(196 KB) IEEE JNL	
<input type="checkbox"/>	2. A decoupling technique for efficient timing analysis of VLSI interconnects with dynamic circuit switch Yungseon Eo; Seongkyun Shin; Eisenstadt, W.R.; Jongin Shim; Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume 23, Issue 9, Sept. 2004 Page(s):1321 - 1337 AbstractPlus References Full Text: PDF(1688 KB) IEEE JNL	
<input type="checkbox"/>	3. Test generation for crosstalk-induced delay in integrated circuits Wei-Yu Chen; Gupta, S.K.; Breuer, M.A.; Test Conference, 1999. Proceedings. International 28-30 Sept. 1999 Page(s):191 - 200 AbstractPlus Full Text: PDF(976 KB) IEEE CNF	
<input type="checkbox"/>	4. False path detection at transistor level Das, A.; Sen, S.; Rangan, M.; Nayak, R.; Nandakumar; VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on 4-7 Jan. 1998 Page(s):226 - 229 AbstractPlus Full Text: PDF(372 KB) IEEE CNF	
<input type="checkbox"/>	5. Performance-impact limited area fill synthesis Yu Chen; Gupta, P.; Kahng, A.B.; Design Automation Conference, 2003. Proceedings 2-6 June 2003 Page(s):22 - 27 AbstractPlus Full Text: PDF(720 KB) IEEE CNF	
<input type="checkbox"/>	6. A method to estimate slew and delay in coupled digital circuits Batterywala, S.; Shenoy, N.; VLSI Design, 2003. Proceedings. 16th International Conference on 4-8 Jan. 2003 Page(s):411 - 416 AbstractPlus Full Text: PDF(312 KB) IEEE CNF	

-  **7. Near-optimal critical sink routing tree constructions**
Boese, K.D.; Kahng, A.B.; McCoy, B.A.; Robins, G.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 12, Dec. 1995 Page(s):1417 - 1436
[AbstractPlus](#) | Full Text: [PDF\(2244 KB\)](#) IEEE JNL
-  **8. Probabilistic crosstalk delay estimation for ASICs**
Takeuchi, K.; Yanagisawa, K.; Sato, T.; Sakamoto, K.; Hojo, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 23, Issue 9, Sept. 2004 Page(s):1377 - 1383
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(288 KB\)](#) IEEE JNL
-  **9. Design methodologies and architecture solutions for high-performance interconnects**
Pandini, D.; Forzan, C.; Baldi, L.;
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International C
11-13 Oct. 2004 Page(s):152 - 159
[AbstractPlus](#) | Full Text: [PDF\(293 KB\)](#) IEEE CNF
-  **10. Boosting: min-cut placement with improved signal delay**
Kahng, A.B.; Markov, I.L.; Reda, S.;
Design, Automation and Test in Europe Conference and Exhibition, 2004. Proceedings
Volume 2, 16-20 Feb. 2004 Page(s):1098 - 1103 Vol.2
[AbstractPlus](#) | Full Text: [PDF\(312 KB\)](#) IEEE CNF
-  **11. On the Impact of On-Chip Inductance on Signal Nets Under the Influence of Power Grid Noise**
Chen, T.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 13, Issue 3, March 2005 Page(s):339 - 348
[AbstractPlus](#) | Full Text: [PDF\(1624 KB\)](#) IEEE JNL
-  **12. CAD for nanometer silicon design challenges and success**
Jeong-Taek Kong;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 12, Issue 11, Nov. 2004 Page(s):1132 - 1147
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1800 KB\)](#) IEEE JNL
-  **13. Benchmarking for large-scale placement and beyond**
Adya, S.N.; Yildiz, M.C.; Markov, I.L.; Villarrubia, P.G.; Parakh, P.N.; Madden, P.H.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 23, Issue 4, April 2004 Page(s):472 - 487
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1176 KB\)](#) IEEE JNL
-  **14. Analytical modeling and characterization of deep-submicrometer interconnect**
Sylvester, D.; Chenming Wu;
Proceedings of the IEEE
Volume 89, Issue 5, May 2001 Page(s):634 - 664
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(524 KB\)](#) IEEE JNL
-  **15. Accurate in situ measurement of peak noise and delay change induced by interconnect coupling**
Sato, T.; Sylvester, D.; Yu Cao; Chenming Hu;
Solid-State Circuits, IEEE Journal of
Volume 36, Issue 10, Oct. 2001 Page(s):1587 - 1591
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(96 KB\)](#) IEEE JNL
-  **16. Experiments using automatic physical design techniques for optimizing circuit performance**
Dunlop, A.E.; Fishburn, J.P.; Hill, D.D.; Shugard, D.D.;
Circuits and Systems, 1990., IEEE International Symposium on

1-3 May 1990 Page(s):847 - 851 vol.2

[AbstractPlus](#) | Full Text: [PDF\(408 KB\)](#) IEEE CNF



17. Gradient-based optimization of custom circuits using a static-timing formulation

Conn, A.R.; Elfadel, I.M.; Molzen, W.W., Jr.; O'Brien, P.R.; Strenski, P.N.; Visweswariah, C.; Whan, C.B.;
Design Automation Conference, 1999. Proceedings. 36th
21-25 June 1999 Page(s):452 - 459

[AbstractPlus](#) | Full Text: [PDF\(812 KB\)](#) IEEE CNF



18. Test generation for crosstalk-induced faults: framework and computational results

Wei-Yu Chen; Gupta, S.K.; Breuer, M.A.;
Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth Asian
4-6 Dec. 2000 Page(s):305 - 310

[AbstractPlus](#) | Full Text: [PDF\(504 KB\)](#) IEEE CNF



19. False coupling interactions in static timing analysis

Arunachalam, R.; Blanton, R.D.; Pileggi, L.T.;
Design Automation Conference, 2001. Proceedings
18-22 June 2001 Page(s):726 - 731

[AbstractPlus](#) | Full Text: [PDF\(480 KB\)](#) IEEE CNF



20. Challenges in the design of a scalable data-acquisition and processing system-on-silicon

Karant, S.; Sarkar, S.; Venkatraman, R.; Jagini, S.S.; Venkatesh, N.; Rao, J.C.; Udayakumar, H.; Manohar, ;
Talapatra, S.; Mhatre, P.; Abraham, J.; Parekhji, R.;
Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15
Conference on VLSI Design. Proceedings.
7-11 Jan. 2002 Page(s):781 - 788

[AbstractPlus](#) | Full Text: [PDF\(287 KB\)](#) IEEE CNF



21. Timing analysis in presence of power supply and ground voltage variations

Ahmadi, R.; Najm, F.N.;
Computer Aided Design, 2003. ICCAD-2003. International Conference on
9-13 Nov. 2003 Page(s):176 - 183

[AbstractPlus](#) | Full Text: [PDF\(636 KB\)](#) IEEE CNF



22. An accurate low iteration algorithm for effective capacitance computation

Shizhong Mei; Kawa, J.; Chiang, C.; Ismail, Y.I.;
System-on-Chip for Real-Time Applications, 2004.Proceedings. 4th IEEE International Workshop on
19-21 July 2004 Page(s):99 - 104

[AbstractPlus](#) | Full Text: [PDF\(324 KB\)](#) IEEE CNF



23. Optimal wiresizing under Elmore delay model

Cong, J.J.; Kwok-Shing Leung;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 3, March 1995 Page(s):321 - 336

[AbstractPlus](#) | Full Text: [PDF\(1244 KB\)](#) IEEE JNL



24. Timing models for gallium arsenide direct-coupled FET logic circuits

Kayssi, A.I.; Sakallah, K.A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 3, March 1995 Page(s):384 - 393

[AbstractPlus](#) | Full Text: [PDF\(900 KB\)](#) IEEE JNL



25. Combined topological and functionality-based delay estimation using a layout-driven approach for high-speed logic

Ramachandran, C.; Kurdahi, F.J.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 12, Dec. 1994 Page(s):1450 - 1460

[AbstractPlus](#) | Full Text: [PDF\(1000 KB\)](#) [IEEE JNL](#)



[View](#)

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE




[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(static timing analysis<and>timing model<and> (delay<in>metadata)) <and> (pyr >= 1951 <and> pyr <= 2001)"

e-mail

Your search matched 27 of 1137806 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

- | | |
|--------------------------|---|
| <input type="checkbox"/> | <p>1. Fast and accurate timing characterization using functional information
 Yalcin, H.; Mortazavi, M.; Palermo, R.; Bamji, C.; Sakallah, K.A.; Hayes, J.P.;
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
 Volume 20, Issue 2, Feb 2001 Page(s):315 - 331
 AbstractPlus References Full Text: PDF(544 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>2. Functional timing analysis for IP characterization
 Yalcin, H.; Mortazavi, M.; Palermo, R.; Bamji, C.; Sakallah, K.;
 Design Automation Conference, 1999. Proceedings. 36th
 21-25 June 1999 Page(s):731 - 736
 AbstractPlus Full Text: PDF(480 KB) IEEE CNF</p> |
| <input type="checkbox"/> | <p>3. IEEE standard for standard delay format (SDF) for the electronic design process
 IEEE Std 1497-2001
 14 Dec. 2001
 AbstractPlus Full Text: PDF(480 KB) IEEE STD</p> |
| <input type="checkbox"/> | <p>4. Combined topological and functionality-based delay estimation using a layout-driven approach for hi
 Ramachandran, C.; Kurdahi, F.J.;
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
 Volume 13, Issue 12, Dec. 1994 Page(s):1450 - 1460
 AbstractPlus Full Text: PDF(1000 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>5. Analytical modeling and characterization of deep-submicrometer interconnect
 Sylvester, D.; Chenming Wu;
 Proceedings of the IEEE
 Volume 89, Issue 5, May 2001 Page(s):634 - 664
 AbstractPlus References Full Text: PDF(524 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>6. CMOS circuit verification with symbolic switch-level timing simulation
 McDonald, C.B.; Bryant, R.E.;
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
 Volume 20, Issue 3, March 2001 Page(s):458 - 474
 AbstractPlus References Full Text: PDF(336 KB) IEEE JNL</p> |
| <input type="checkbox"/> | <p>7. Optimization-based calibration of a static timing analyzer to path delay measurements</p> |

Fishburn, J.P.;

Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 IEEE International Symposium on
Volume 6, 30 May-2 June 1999 Page(s):186 - 189 vol.6

[AbstractPlus](#) | Full Text: [PDF\(336 KB\)](#) IEEE CNF



8. A new gate delay model for simultaneous switching and its applications

Liang-Chi Chen; Gupta, S.K.; Breuer, M.A.;
Design Automation Conference, 2001. Proceedings
18-22 June 2001 Page(s):289 - 294

[AbstractPlus](#) | Full Text: [PDF\(652 KB\)](#) IEEE CNF



9. Fast true delay estimation during high level synthesis

Bhattacharya, S.; Dey, S.; Brglez, F.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 15, Issue 9, Sept. 1996 Page(s):1088 - 1105

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1824 KB\)](#) IEEE JNL



10. Timing models for gallium arsenide direct-coupled FET logic circuits

Kayssi, A.I.; Sakallah, K.A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 14, Issue 3, March 1995 Page(s):384 - 393

[AbstractPlus](#) | Full Text: [PDF\(900 KB\)](#) IEEE JNL



11. Timing constraints for wave-pipelined systems

Gray, C.T.; Liu, W.; Cavin, R.K., III;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 8, Aug. 1994 Page(s):987 - 1004

[AbstractPlus](#) | Full Text: [PDF\(1328 KB\)](#) IEEE JNL



12. Timed Boolean calculus and its applications in timing analysis

Shiang-Tang Huang; Tai-Ming Parn; Jyuo-Min Shyu;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 13, Issue 3, March 1994 Page(s):318 - 337

[AbstractPlus](#) | Full Text: [PDF\(1548 KB\)](#) IEEE JNL



13. Timing verification using statically sensitizable paths

Benkoski, J.; Vanden Meersch, E.; Claesen, L.J.M.; De Man, H.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 9, Issue 10, Oct. 1990 Page(s):10723 - 10784

[AbstractPlus](#) | Full Text: [PDF\(1052 KB\)](#) IEEE JNL



14. Timing verification of sequential dynamic circuits

Van Campenhout, D.; Mudge, T.; Sakallah, K.A.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 5, May 1999 Page(s):645 - 658

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(356 KB\)](#) IEEE JNL



15. The design and verification of a high-performance low-control-overhead asynchronous differential eq

Yun, K.Y.; Beerel, P.A.; Vakilojar, V.; Dooply, A.E.; Arceo, J.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
Volume 6, Issue 4, Dec. 1998 Page(s):643 - 655

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1064 KB\)](#) IEEE JNL



16. Test-point insertion: scan paths through functional logic

Chih-Chang Lin; Marek-Sadowska, M.; Kwang-Ting Cheng; Lee, M.T.-C.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 17, Issue 9, Sept. 1998 Page(s):838 - 851

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(360 KB\)](#) IEEE JNL



17. High performance clock distribution for CMOS ASICs

Boon, S.; Butler, S.; Byrne, R.; Setering, B.; Casalanta, M.; Scherf, A.;
Custom Integrated Circuits Conference, 1989., Proceedings of the IEEE 1989
15-18 May 1989 Page(s):15.4/1 - 15.4/5

[AbstractPlus](#) | Full Text: [PDF\(348 KB\)](#) IEEE CNF



18. SYSTAT: a system level timing verifier

Hojat, S.; Bonyadi, M.; Yong, S.; Bonyadi, S.;
Circuits and Systems, 1990., Proceedings of the 33rd Midwest Symposium on
12-14 Aug. 1990 Page(s):323 - 326 vol.1

[AbstractPlus](#) | Full Text: [PDF\(360 KB\)](#) IEEE CNF



19. Transistor-level CMOS gate models for timing analysis and simulation

Rumin, N.C.; Dagenais, M.; Zhang, W.;
Circuits and Systems, 1991., IEEE International Symposium on
11-14 June 1991 Page(s):2156 - 2159 vol.4

[AbstractPlus](#) | Full Text: [PDF\(244 KB\)](#) IEEE CNF



20. Timing abstraction of intellectual property blocks

Venkatesh, S.V.; Palermo, R.; Mortazavi, M.; Sakallah, K.A.;
Custom Integrated Circuits Conference, 1997., Proceedings of the IEEE 1997
5-8 May 1997 Page(s):99 - 102

[AbstractPlus](#) | Full Text: [PDF\(340 KB\)](#) IEEE CNF



21. Timing analysis and optimization of a high-performance CMOS processor chipset

Fassnacht, U.; Schietke, J.;
Design, Automation and Test in Europe, 1998., Proceedings
23-26 Feb. 1998 Page(s):325 - 331

[AbstractPlus](#) | Full Text: [PDF\(28 KB\)](#) IEEE CNF



22. Impact analysis of process variability on digital circuits with performance limited yield

Malavasi, E.; Zanella, S.; Uschersohn, J.; Misheloff, M.; Guardiani, C.;
Statistical Methodology, IEEE International Workshop on, 2001 6th.
10 June 2001 Page(s):60 - 63

[AbstractPlus](#) | Full Text: [PDF\(360 KB\)](#) IEEE CNF



23. A gate-level timing model for SOI circuits

Shahriari, M.; Najm, F.N.;
Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on
Volume 2, 2-5 Sept. 2001 Page(s):795 - 798 vol.2

[AbstractPlus](#) | Full Text: [PDF\(320 KB\)](#) IEEE CNF



24. Using the boundary scan delay chain for cross-chip delay measurement and characterization of delay

Schmid, J.; Schuring, T.; Smalla, C.;
Quality Electronic Design, 2001 International Symposium on
26-28 March 2001 Page(s):337 - 342

[AbstractPlus](#) | Full Text: [PDF\(554 KB\)](#) IEEE CNF



25. Timing analysis with crosstalk as fixpoints on complete lattice

Hai Zhou; Shenoy, N.; Nicholls, W.;
Design Automation Conference, 2001. Proceedings
18-22 June 2001 Page(s):714 - 719

[AbstractPlus](#) | Full Text: [PDF\(640 KB\)](#) IEEE CNF



[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IEEE

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

Search Results**BROWSE****SEARCH****IEEE XPLORE GUIDE**

Results for "((static timing model<in>metadata) <and> (timing models<in>metadata) <and> (circuits<in>metadata)) <and> (pyr >= 1951 <and> pyr <= 2001))"

e-mail

Your search matched **0** of **1137806** documents.

A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.

[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search☐ Check to search only within this results set**Display Format:**

Citation



Citation & Abstract

No results were found.

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Indexed by
 Inspec

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alk](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(static timing analysis<and>model) <and> (pyr >= 1951 <and> pyr <= 2001)"

e-mail

Your search matched 0 of 0 documents.

A maximum of 100 results are displayed, 50 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**No results were found.**

Please edit your search criteria and try again. Refer to the Help pages if you need assistance revising your search.

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((static timing analysis<in>metadata)) <and> (pyr >= 1951 <and> pyr <= 2001)"

Your search matched 78 of 1137806 documents.

e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search







((static timing analysis<in>metadata)) <and> (pyr >= 1951 <and> pyr <= 2001)











Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

Select Article Information

View: 1-25 |

- 
1. Static timing analysis of high-speed boards
 Chang, L.L.;
 Spectrum, IEEE
 Volume 34, Issue 3, March 1997 Page(s):67 - 74
[AbstractPlus](#) | Full Text: [PDF\(3812 KB\)](#) IEEE JNL
- 
2. Static timing analysis for self resetting circuits
 Narayanan, V.; Chappell, B.A.; Fleischer, B.M.;
 Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 IEEE/ACM International Confer
 10-14 Nov. 1996 Page(s):119 - 126
[AbstractPlus](#) | Full Text: [PDF\(748 KB\)](#) IEEE CNF
- 
3. Slope propagation in static timing analysis
 Blaauw, D.; Zolotov, V.; Sundareswaran, S.; Oh, C.; Panda, R.;
 Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on
 5-9 Nov. 2000 Page(s):338 - 343
[AbstractPlus](#) | Full Text: [PDF\(840 KB\)](#) IEEE CNF
- 
4. False coupling interactions in static timing analysis
 Arunachalam, R.; Blanton, R.D.; Pileggi, L.T.;
 Design Automation Conference, 2001. Proceedings
 18-22 June 2001 Page(s):726 - 731
[AbstractPlus](#) | Full Text: [PDF\(480 KB\)](#) IEEE CNF
- 
5. Techniques to remove false paths in statistical static timing analysis
 Tsukiyama, S.; Tanaka, M.; Fukui, M.;
 ASIC, 2001. Proceedings. 4th International Conference on
 23-25 Oct. 2001 Page(s):39 - 44
[AbstractPlus](#) | Full Text: [PDF\(682 KB\)](#) IEEE CNF
- 
6. Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis
 Shepard, K.L.; Dae-Jin Kim;
 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
 Volume 20, Issue 7, July 2001 Page(s):888 - 901
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(308 KB\)](#) IEEE JNL

-  **7. An IEEE 1149.1 compliant testability architecture with internal scan**
Zak, R.C., Jr.; Hill, J.V.;
Computer Design: VLSI in Computers and Processors, 1992. ICCD '92. Proceedings., IEEE 1992 International Conference on, 11-14 Oct. 1992 Page(s):436 - 442
[AbstractPlus](#) | Full Text: [PDF\(488 KB\)](#) IEEE CNF
-  **8. Performance-driven layout through device sizing**
Yongtao You; Roetsisoender, B.; Cheng, A.; McGehee, R.; Sugiyama, S.;
Custom Integrated Circuits Conference, 1993., Proceedings of the IEEE 1993
9-12 May 1993 Page(s):9.3.1 - 9.3.4
[AbstractPlus](#) | Full Text: [PDF\(316 KB\)](#) IEEE CNF
-  **9. Timing verification and optimization for the PowerPC processor family**
Mains, R.E.; Mosher, T.A.; van Ginneken, L.P.P.P.; Damiano, R.F.;
Computer Design: VLSI in Computers and Processors, 1994. ICCD '94. Proceedings., IEEE International Conference on, 10-12 Oct. 1994 Page(s):390 - 393
[AbstractPlus](#) | Full Text: [PDF\(396 KB\)](#) IEEE CNF
-  **10. Body-voltage estimation in digital PD-SOI circuits and its application to static timing analysis**
Shepard, K.L.; Dae-Jin Kim;
Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on, 7-11 Nov. 1999 Page(s):531 - 538
[AbstractPlus](#) | Full Text: [PDF\(772 KB\)](#) IEEE CNF
-  **11. Static timing analysis taking crosstalk into account**
Ringe, M.; Lindenkreuz, T.; Barke, E.;
Design, Automation and Test in Europe Conference and Exhibition 2000. Proceedings, 27-30 March 2000 Page(s):451 - 455
[AbstractPlus](#) | Full Text: [PDF\(52 KB\)](#) IEEE CNF
-  **12. Worst delay estimation in crosstalk aware static timing analysis**
Xiao, T.; Marek-Sadowska, M.;
Computer Design, 2000. Proceedings. 2000 International Conference on, 17-20 Sept. 2000 Page(s):115 - 120
[AbstractPlus](#) | Full Text: [PDF\(516 KB\)](#) IEEE CNF
-  **13. Full chip false timing-path identification**
Jing Zeng; Abadir, M.; Bhadra, J.; Abraham, J.;
Signal Processing Systems, 2000. SiPS 2000. 2000 IEEE Workshop on, 11-13 Oct. 2000 Page(s):703 - 711
[AbstractPlus](#) | Full Text: [PDF\(352 KB\)](#) IEEE CNF
-  **14. A new framework for static timing analysis, incremental timing refinement, and timing simulation**
Liang-Chi Chen; Gupta, S.K.; Breuer, M.A.;
Test Symposium, 2000. (ATS 2000). Proceedings of the Ninth Asian Test Symposium, 2000. Page(s):102 - 107
[AbstractPlus](#) | Full Text: [PDF\(496 KB\)](#) IEEE CNF
-  **15. Switching window computation for static timing analysis in presence of crosstalk noise**
Pinhong Chen; Kirkpatrick, D.A.; Keutzer, K.;
Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM International Conference on, 5-9 Nov. 2000 Page(s):331 - 337
[AbstractPlus](#) | Full Text: [PDF\(552 KB\)](#) IEEE CNF
-  **16. Deep sub-micron static timing analysis in presence of crosstalk**
Tehrani, P.F.; Shang Woo Chyou; Ekambaram, U.;
Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on

20-22 March 2000 Page(s):505 - 512

[AbstractPlus](#) | Full Text: [PDF\(180 KB\)](#) IEEE CNF



17. Crosstalk aware static timing analysis: a two step approach

Franzini, B.; Forzan, C.; Pandini, D.; Scandolara, P.; Dal Fabbro, A.;

Quality Electronic Design, 2000. ISQED 2000. Proceedings. IEEE 2000 First International Symposium on 20-22 March 2000 Page(s):499 - 503

[AbstractPlus](#) | Full Text: [PDF\(80 KB\)](#) IEEE CNF



18. A statistical static timing analysis considering correlations between delays

Tsukiyama, S.; Tanaka, M.; Fukui, M.;

Design Automation Conference, 2001. Proceedings of the ASP-DAC 2001. Asia and South Pacific 30 Jan.-2 Feb. 2001 Page(s):353 - 358

[AbstractPlus](#) | Full Text: [PDF\(464 KB\)](#) IEEE CNF



19. Static timing analysis including power supply noise effect on propagation delay in VLSI circuits

Bai, G.; Bobba, S.; Hji, I.N.;

Design Automation Conference, 2001. Proceedings 18-22 June 2001 Page(s):295 - 300

[AbstractPlus](#) | Full Text: [PDF\(584 KB\)](#) IEEE CNF



20. Low-energy intra-task voltage scheduling using static timing analysis

Dongkun Shin; Jihong Kim; Seongsoo Lee;

Design Automation Conference, 2001. Proceedings 18-22 June 2001 Page(s):438 - 443

[AbstractPlus](#) | Full Text: [PDF\(636 KB\)](#) IEEE CNF



21. Evolutionary algorithms for the verification of execution time bounds for real-time software

Gross, H.-G.; Jones, B.; Eyres, D.;

Applicable Modelling, Verification and Analysis Techniques for Real-Time Systems (Ref. No. 1999/006), IEEE 11 Jan. 1999 Page(s):8/1 - 8/8

[AbstractPlus](#) | Full Text: [PDF\(416 KB\)](#) IEEE CNF



22. Efficient algorithmic decomposition of transistor groups into series, bridge, and parallel combinations

Dagenais, M.;

Circuits and Systems, IEEE Transactions on Volume 38, Issue 6, June 1991 Page(s):569 - 581

[AbstractPlus](#) | Full Text: [PDF\(1308 KB\)](#) IEEE JNL



23. Accurate in situ measurement of peak noise and delay change induced by interconnect coupling

Sato, T.; Sylvester, D.; Yu Cao; Chenming Hu;

Solid-State Circuits, IEEE Journal of Volume 36, Issue 10, Oct. 2001 Page(s):1587 - 1591

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(96 KB\)](#) IEEE JNL



24. Maximization of power dissipation in large CMOS circuits considering spurious transitions

Wang, C.-Y.; Roy, K.;

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems II: Papers, IEEE Transactions on] Volume 47, Issue 4, April 2000 Page(s):483 - 490

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(296 KB\)](#) IEEE JNL



25. System-level design verification in the AT&T Computer Division: tools

Abramovici, M.; Kulikowski, J.J.; Miller, D.T.; Menon, P.R.;

Computer Design: VLSI in Computers and Processors, 1989. ICCD '89. Proceedings., 1989 IEEE International Conference on 2-4 Oct. 1989 Page(s):548 - 554

[AbstractPlus](#) | Full Text: [PDF\(512 KB\)](#) IEEE CNF

View: 1-25 |

[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IEEE

Indexed by
 Inspec


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alk](#)

Welcome United States Patent and Trademark Office

Search Results**BROWSE****SEARCH****IEEE XPLORE GUIDE**Results for "(static<in>metadata) <and> (timing<in>metadata) <and> (analysis<in>metadata)" e-mailYour search matched **1822** of **1137806** documents.A maximum of **100** results are displayed, **25** to a page, sorted by **Relevance** in **Descending** order.[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**Select Article Information**

View: 1-25 | :

- ☐ **1. Generalizing timing predictions to set-associative caches**
 Mueller, F.;
 Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on
 11-13 June 1997 Page(s):64 - 71
[AbstractPlus](#) | Full Text: [PDF](#)(860 KB) IEEE CNF
- ☐ **2. Block-based static timing analysis with uncertainty**
 Devgan, A.; Kashyap, C.;
 Computer Aided Design, 2003. ICCAD-2003. International Conference on
 9-13 Nov. 2003 Page(s):607 - 614
[AbstractPlus](#) | Full Text: [PDF](#)(586 KB) IEEE CNF
- ☐ **3. Static timing analysis of high-speed boards**
 Chang, L.L.;
 Spectrum, IEEE
 Volume 34, Issue 3, March 1997 Page(s):67 - 74
[AbstractPlus](#) | Full Text: [PDF](#)(3812 KB) IEEE JNL
- ☐ **4. Static timing analysis for self resetting circuits**
 Narayanan, V.; Chappell, B.A.; Fleischer, B.M.;
 Computer-Aided Design, 1996. ICCAD-96. Digest of Technical Papers., 1996 IEEE/ACM International Confer
 10-14 Nov. 1996 Page(s):119 - 126
[AbstractPlus](#) | Full Text: [PDF](#)(748 KB) IEEE CNF
- ☐ **5. Static analysis of queries as a tool for static optimization**
 Plodzien, J.; Subieta, K.;
 Database Engineering & Applications, 2001 International Symposium on.
 16-18 July 2001 Page(s):117 - 122
[AbstractPlus](#) | Full Text: [PDF](#)(564 KB) IEEE CNF
- ☐ **6. Deadline analysis of interrupt-driven software**
 Brylow, D.; Palsberg, J.;
 Software Engineering, IEEE Transactions on
 Volume 30, Issue 10, Oct. 2004 Page(s):634 - 655
[AbstractPlus](#) | Full Text: [PDF](#)(1992 KB) IEEE JNL

7. **Static timing analysis for level-clocked circuits in the presence of crosstalk**
Hassoun, S.; Cromer, C.; Calvillo-Gamez, E.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 22, Issue 9, Sept. 2003 Page(s):1270 - 1277
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(427 KB\)](#) IEEE JNL
8. **Harmony: static noise analysis of deep submicron digital integrated circuits**
Shepard, K.L.; Narayanan, V.; Rose, R.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 8, Aug. 1999 Page(s):1132 - 1150
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(404 KB\)](#) IEEE JNL
9. **Damping common-mode torsional oscillations using static phase shifters**
Li Wang; Ching-Huei Lee;
TENCON '93. Proceedings. Computer, Communication, Control and Power Engineering. 1993 IEEE Region 1
Issue 0, 19-21 Oct. 1993 Page(s):119 - 122 vol.5
[AbstractPlus](#) | Full Text: [PDF\(284 KB\)](#) IEEE CNF
10. **A modular and retargetable framework for tree-based WCET analysis**
Colin, A.; Puaut, I.;
Real-Time Systems, 13th Euromicro Conference on, 2001.
13-15 June 2001 Page(s):37 - 44
[AbstractPlus](#) | Full Text: [PDF\(680 KB\)](#) IEEE CNF
11. **A static timing analysis environment using Java architecture for safety critical real-time systems**
Hu, E.Y.-S.; Bemat, G.; Wellings, A.;
Object-Oriented Real-Time Dependable Systems, 2002. (WORDS 2002). Proceedings of the Seventh Interna
7-9 Jan. 2002 Page(s):77 - 84
[AbstractPlus](#) | Full Text: [PDF\(322 KB\)](#) IEEE CNF
12. **FAST: frequency-aware static timing analysis**
Seth, K.; Anantaraman, A.; Mueller, F.; Rotenberg, E.;
Real-Time Systems Symposium, 2003. RTSS 2003. 24th IEEE
3-5 Dec. 2003 Page(s):40 - 51
[AbstractPlus](#) | Full Text: [PDF\(432 KB\)](#) IEEE CNF
13. **Voltage stability analysis using static and dynamic approaches**
Morison, G.K.; Gao, B.; Kundur, P.;
Power Systems, IEEE Transactions on
Volume 8, Issue 3, Aug. 1993 Page(s):1159 - 1171
[AbstractPlus](#) | Full Text: [PDF\(1072 KB\)](#) IEEE JNL
14. **Static analysis of real-time distributed systems**
Liu, L.Y.; Shyamasundar, R.K.;
Software Engineering, IEEE Transactions on
Volume 16, Issue 4, April 1990 Page(s):373 - 388
[AbstractPlus](#) | Full Text: [PDF\(1400 KB\)](#) IEEE JNL
15. **Slope propagation in static timing analysis**
Blaauw, D.; Zolotov, V.; Sundareswaran, S.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 21, Issue 10, Oct. 2002 Page(s):1180 - 1195
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(582 KB\)](#) IEEE JNL
16. **Static analysis and dynamic steering of time-dependent systems**
Vicario, E.;
Software Engineering, IEEE Transactions on

Volume 27, Issue 8, Aug. 2001 Page(s):728 - 748

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1496 KB\)](#) IEEE JNL



17. Development of static and simulation programs for voltage stability studies of bulk power system

Nagao, T.; Tanaka, K.; Takenaka, K.;
Power Systems, IEEE Transactions on
Volume 12, Issue 1, Feb. 1997 Page(s):273 - 281

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(980 KB\)](#) IEEE JNL



18. Simulation and assessment of non-quasi-static current crowding in scaled bipolar circuits

Jin, J.; Fossum, J.G.;
Bipolar Circuits and Technology Meeting, 1991., Proceedings of the 1991
9-10 Sept. 1991 Page(s):110 - 113

[AbstractPlus](#) | Full Text: [PDF\(344 KB\)](#) IEEE CNF



19. Architecture and scale issues in static schedules

Shepard, T.; Burke, M.;
Electrical and Computer Engineering, 1993. Canadian Conference on
14-17 Sept. 1993 Page(s):725 - 728 vol.2

[AbstractPlus](#) | Full Text: [PDF\(360 KB\)](#) IEEE CNF



20. Analysis of operation delay and execution rate constraints for embedded systems

Gupta, R.K.;
Design Automation Conference Proceedings 1996, 33rd
3-7 June 1996 Page(s):601 - 604

[AbstractPlus](#) | Full Text: [PDF\(388 KB\)](#) IEEE CNF



21. Verifying timing properties for distributed real-time systems using timing constraint Petri nets

Tsai, J.J.P.; Yang, S.J.; Yao-Hsiung Chang; Juan, E.Y.T.;
Computer Software and Applications Conference, 1996. COMPSAC '96., Proceedings of 20th International
21-23 Aug. 1996 Page(s):36 - 40

[AbstractPlus](#) | Full Text: [PDF\(416 KB\)](#) IEEE CNF



22. Global Harmony: coupled noise analysis for full-chip RC interconnect networks

Shepard, K.L.; Narayanan, V.; Elmendorf, P.C.; Zheng, G.;
Computer-Aided Design, 1997. Digest of Technical Papers., 1997 IEEE/ACM International Conference on
9-13 Nov. 1997 Page(s):139 - 146

[AbstractPlus](#) | Full Text: [PDF\(636 KB\)](#) IEEE CNF



23. Retrospective exploration of safety properties in real-time concurrent systems

Prywes, N.; Rehmert, P.; Sokolsky, O.; Lee, I.;
Digital Avionics Systems Conference, 1997. 16th DASC., AIAA/IEEE
Volume 1, 26-30 Oct. 1997 Page(s):1.1 - 43-51 vol.1

[AbstractPlus](#) | Full Text: [PDF\(652 KB\)](#) IEEE CNF



24. Integrating targeted cycle-time reduction into the capital planning process

Grewal, N.S.; Bruska, A.C.; Wulf, T.M.; Robinson, J.K.;
Simulation Conference Proceedings, 1998. Winter
Volume 2, 13-16 Dec. 1998 Page(s):1005 - 1010 vol.2

[AbstractPlus](#) | Full Text: [PDF\(556 KB\)](#) IEEE CNF



25. A comparison of static analysis and evolutionary testing for the verification of timing constraints

Mueller, F.; Wegener, J.;
Real-Time Technology and Applications Symposium, 1998. Proceedings. Fourth IEEE
3-5 June 1998 Page(s):144 - 154

[AbstractPlus](#) | Full Text: [PDF\(92 KB\)](#) IEEE CNF



View: 1-25 |;

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

Indexed by
 Inspec



[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local](#)^{New!} [more »](#)

"static timing analysis" (replac* or swap* or

Search

[Advanced Search](#)
[Preferences](#)

Lowercase "or" was ignored. Try "OR" to search for either of two terms. [\[details\]](#)

Web

Tip: Try removing quotes from your search to get more results.

Your search - **"static timing analysis" (replac* or swap* or exchang*)** - did not match any documents.


Suggestions:

- Make sure all words are spelled correctly.
- Try different keywords.
- Try more general keywords.
- Try fewer keywords.

Also, you can try [Google Answers](#) for expert help with your search.

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google

**Web**Results 1 - 10 of about 24,200 for "**static timing analysis**" . (0.04 seconds)**ITR: Collaborative Research: SPARTA: Static Parametric Timing ...**

... **Static timing analysis** derives safe bounds of WCETs but its ... analysis through parametric techniques of **static timing analysis** and provides innovative ...

moss.csc.ncsu.edu/~mueller/sparta.html - 4k - [Cached](#) - [Similar pages](#)

Sponsored Links**Static Timing Analysis**

Perform **static timing analysis** on digital circuit designs. TimingDesigner.com

Timing Analysis

Timing analysis with patented delay correlation algorithm. www.syncad.com

Static timing analysis of dynamically sensitizable paths

... This paper describes a new method for solving the false path problem in **static timing analysis** of acyclic, combinational circuits. ...

dx.doi.org/10.1145/74382.74477 - [Similar pages](#)

[PDF] Crosstalk Aware Static Timing Analysis: a Two Step Approach

File Format: PDF/Adobe Acrobat

... **Static Timing Analysis** (STA) with interconnect network order ... incremental **static timing analysis**. The delay calculation ...

doi.ieeecomputersociety.org/10.1109/ISQED.2000.838935 - [Similar pages](#)

[PDF] Deep Sub-Micron Static Timing Analysis in Presence of Crosstalk

File Format: PDF/Adobe Acrobat

... A complete and accurate method for **static timing analysis** of ... **static timing analysis** has been proposed as an alternative to ...

doi.ieeecomputersociety.org/10.1109/ISQED.2000.838937 - [Similar pages](#)

Static Timing Analysis

Static Timing Analysis. You can perform timing analysis at several stages ... **Static Timing Analysis** after Map. Post-map timing reports can be very useful ...

toolbox.xilinx.com/docsan/xilinx6/ books/data/docs/cgd/cgd0042_7.html - 7k -

[Cached](#) - [Similar pages](#)

AST - EDA - Static Timing Analysis

AST serves as a focal point in the Israeli market for ASIC Design Services and Supply, Advanced Electronic Components for Networking, Image Processing, ...

www.ast.co.il/submenus/static_timing_analysis.php - 14k - [Cached](#) - [Similar pages](#)

[PDF] Static Timing Analysis of Real-Time Operating System Code

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Static Timing Analysis** of Real-Time Operating. System Code. Daniel Sandell, Andreas Ermedahl, Jan Gustafsson, and Bjorn Lisper ...

www.mrtc.mdh.se/publications/0796.pdf - [Similar pages](#)

Direct Insight - Viewlogic And Xilinx Announce Static Timing ...

Tools and services for developers of embedded systems, system-on-chip, embedded networking and Bluetooth; device programming and test tools.

www.directinsight.co.uk/insights/news20.html - 46k - [Cached](#) - [Similar pages](#)

SiliconStrategies.com - Is static timing analysis still valid?

Since 1997, Silicon Strategies has been the de facto news and analysis resource for semiconductor professionals. Silicon Strategies gives industry and ...

www.easic.com/.../external/SiliconStrategies_com%20-%20Is%20static%20timing%20analysis%20still%20valid.htm - 45k - [Cached](#) - [Similar pages](#)

Synopsys' PrimeTime Sets New **Static Timing Analysis** Performance ...

... of algorithmic improvements in reporting and advanced **static timing analysis**, ... "Fast, accurate **static timing analysis** that is capable of modeling ...

www.synopsys.com/news/announce/press2004/primetime_pr.html - 11k - Mar 27, 2005 - [Cached](#) - [Similar pages](#)

Goooooooooooooogle ▶

Result Page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [Next](#)

Free! Google Desktop Search: Search your own computer. Download now.

Find:  emails -  files -  chats -  web history -  media -  PDF


"static timing analysis"

Search

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google



Web Results 21 - 30 of about 642 for "static timing analysis" (replacing OR swapping OR exchanging). (0.)

In2Fab sub-threshold leakage

... The **swapping** process takes information from the libraries of each threshold
 ... **Static timing analysis** is performed on each instance of a gate using the ...
www.in2fab.com/isis_leakage.htm - 24k - [Cached](#) - [Similar pages](#)

[PDF] PowerPoint Presentation

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 ... **Static Timing Analysis**: Analysis before layout. Detailed Timing Analysis: Post layout ... of flex cells to determine whether **replacing** one or ...
www.eng.auburn.edu/~mudlaas/ELEC7770/lecture8.pdf - [Similar pages](#)

Atlas Venture | News and Events

... for power are cell resizing and multi-threshold-voltage (Vt) cell **swapping**.
 ... for improved compatibility with other **static timing analysis** tools. ...
www.atlasventure.com/home/news_content.asp?ne_id=2010 - 39k - [Cached](#) - [Similar pages](#)

Static Timing Analysis using Primetime The objective of this lab ...

Static Timing Analysis using Primetime ... Modify the file ptnopara.scp by **replacing** the last word on the first line with the name of your top module (eg. ...
www.ece.utexas.edu/~quinnell/Lab2_HTML/Primetime.html - 10k - [Cached](#) - [Similar pages](#)

fpgacpu.org - FPGA CPU News of October 2000

... customers are also using **static timing analysis** tools in high-end FPGA design."
 ... Using a modified version of xr16 (**replacing** the double-cycled ...
www.fpgacpu.org/log/oct00.html - 36k - [Cached](#) - [Similar pages](#)

[PDF] Corporate Presentation

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 ... revenues are **replacing** time as the factor for tracking Moore's Law ...
STATIC TIMING ANALYSIS. RC PARAMETER EXTRACTION. BUFFERSIZING, BACK ANNOTATION ...
www.onsemi.com/site/pdf/electronicaUSA.pdf - [Similar pages](#)

[PDF] Transistor-Level Optimization of Digital Designs with Flex Cells

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 ... ple **static-timing analysis** at the switch and transis-. tor level—is key to ranking the candidate ... achievable by **replacing** a set of conventional stan- ...
www.zenasis.com/html/RR_DB_VB.pdf - [Similar pages](#)

[PDF] Microsoft PowerPoint - Planning STI.ppt

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 ... **Replacing** hardware components. with software functions on a ... **Static Timing Analysis**. • Predict best and worst case execution times ...
www.cesr.ncsu.edu/agdean/RTSS_02/C4FGC_Slides.pdf - [Similar pages](#)

[PDF] DCDL DCDL

File Format: PDF/Adobe Acrobat - [View as HTML](#)
 ... **exchanging** chip design data grows in importance ... EinsTimer (**Static Timing Analysis Tool**) required for Sign-. off process at IBM ASICs ...
www.eda.org/dcwg/doc/dcdl_asic_demo.pdf - [Similar pages](#)

[PDF] [Microsoft PowerPoint - STIGLitz CASES 03.ppt](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... **Replacing** hardware components. with software functions on a. conventional CPU (uniprocessor) ... Redo **static timing analysis** and verify correct timing ...

www.crest.gatech.edu/conferences/cases2003/ppt/STIGLitzCASES03.pdf - [Similar pages](#)

◀ Goooooooooooooooooole ▶

Result Page: [Previous](#) [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [11](#) [12](#) [Next](#)

[Search within results](#) | [Language Tools](#) | [Search Tips](#)

[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google


[Web](#) [Images](#) [Groups](#) [News](#) [Froogle](#) [Local^{New!}](#) [more »](#)

[Advanced Search](#)
[Preferences](#)

Web

 Results 1 - 4 of 4 for "**static timing analysis**" replac* circuit model. (0.43 seconds)

Tip: Try removing quotes from your search to get more results.

[PDF] Timing Analysis for Full-Custom Circuits Using Symbolic DC ...

 File Format: PDF/Adobe Acrobat - [View as HTML](#)

 ... especially if we only care about **static timing analysis**. ... Calculating this requires **replac**- ing the capacitors ... an arbitrary series-parallel **circuit** (exam- ple ...

 ftp.lems.brown.edu/cad/irispapers/iwls02.pdf - [Similar pages](#)

[PDF] Complexity of minimum-delay gate resizing - VLSI Design, 2001. ...

File Format: PDF/Adobe Acrobat

 ... The complexity of timing optimization problems, such as gate resizing or technology mapping for minimum **circuit** delay, depends on the delay **model** used in the ...

 ieexplore.ieee.org/iel5/ 7234/19518/00902695.pdf?arnumber=902695 - [Similar pages](#)

[PDF] Virtual Wires Overcoming Pin Limitations in FPGA based Logic ...

 File Format: PDF/Adobe Acrobat - [View as HTML](#)

 ... and **static timing analysis** However the use of formal veri ... execute its embedded **circuit** partition As parallel ... Sparcle Without Virtual Wires the cost of **replac** ...

 www.lcs.mit.edu/publications/ pubs/pdf/MIT-LCS-TR-586.pdf - Supplemental Result - [Similar pages](#)

[PDF] Complexity of Minimum-delay Gate Resizing 1 Motivation 2 ...

File Format: PDF/Adobe Acrobat


 ... output gates. The rst problem is that of gate resizing for min- imum **circuit** delay under the load-dependent delay **model**. The second ...

 doi.ieeeecs.org/10.1109/ICVD.2001.902695 - [Similar pages](#)

 Free! Google Desktop Search: Search your own computer. [Download now.](#)
Find: emails - files - chats - web history - media - PDF

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied?](#) [Help us improve](#)
[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google


[Web](#)
[Images](#)
[Groups](#)
[News](#)
[Froogle](#)
[Local^{New!}](#)
[more »](#)

[Advanced Search](#)
[Preferences](#)

WebResults 1 - 4 of 4 for **"static timing analysis" replac* circuit.** (0.06 seconds)

Tip: Try removing quotes from your search to get more results.

Sponsored Links

[PDF] [Timing Analysis for Full-Custom Circuits Using Symbolic DC ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... especially if we only care about **static timing analysis**. ... Calculating this requires **replac-** ing the capacitors with ... Figure 2. DC equivalent **circuit** for RC tree ...

ftp.lcms.brown.edu/cad/irispapers/iwls02.pdf - [Similar pages](#)**Static Timing Analysis**

Perform **static timing analysis** on digital **circuit** designs.
TimingDesigner.com

[PDF] [Complexity of minimum-delay gate resizing - VLSI Design, 2001. ...](#)

File Format: PDF/Adobe Acrobat

... capacity. The goal, as before, is to min- imize the delay through the **circuit**. ... phase Figure 1: Variable **circuit**-assembly for variable zi ...

ieeexplore.ieee.org/iel5/ 7234/19518/00902695.pdf?arnumber=902695 - [Similar pages](#)

[PDF] [Virtual Wires Overcoming Pin Limitations in FPGA based Logic ...](#)

File Format: PDF/Adobe Acrobat - [View as HTML](#)

... and **static timing analysis** However the use of formal veri ... execute its embedded **circuit** partition As parallel ... Sparcle Without Virtual Wires the cost of **replac** ...

www.lcs.mit.edu/publications/ pubs/pdf/MIT-LCS-TR-586.pdf - Supplemental Result - [Similar pages](#)

[PDF] [Complexity of Minimum-delay Gate Resizing 1 Motivation 2 ...](#)

File Format: PDF/Adobe Acrobat

... The rst problem is that of gate resizing for min- imum **circuit** delay under the load-dependent delay model. ... Figure 1: Variable **circuit**-assembly for variable xi ...

doi.ieeeecs.org/10.1109/ICVD.2001.902695 - [Similar pages](#)Free! Google Desktop Search: Search your own computer. [Download now.](#)

Find:  emails -  files -  chats -  web history -  media -  PDF

[Search within results](#) | [Language Tools](#) | [Search Tips](#) | [Dissatisfied? Help us improve](#)
[Google Home](#) - [Advertising Programs](#) - [Business Solutions](#) - [About Google](#)

©2005 Google